PATENT (5681-03600/P6750)

E UNITED STATES PATENT AND TRAD.

ARK OFFICE

Applica	ation No.:	10/007,816			
Filed:	Novembe	r 9, 2001			
Invento	r(s):				
Carl	B. Frankel				
Stev	en A. Sivier	•			
James P. Freyensee					
Carl Cavanagh					

Message Packet Logging in Title: a Distributed Simulation

System

Examiner: Unknown Group/Art Unit: 2151 Atty. Dkt. No: 5681-03600

	I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, Washington, DC 20231, on the date indicated below.
	Lawrence J. Merkel
1	Name of Registered Representative
	My 1/1/1 2/13/02
Į	Signafure Date

INFORMATION DISCLOSURE STATEMENT

RECEIVED

Commissioner for Patents Washington, D.C. 20231

MAR 0 1 2002

Technology Center 2100

Sir:

Applicant requests consideration of the references listed on the attached Form PTO-14 re

	•		dditional information identified below in paragraph 3. A copy of each Form PTO-1449 is enclosed.
1.	This I	Informati	on Disclosure Statement is submitted:
	a.		within 3 months of the filing date of a national application other than a continued prosecution application under § 1.53(d); within 3 months of the date of entry of the national stage as set forth in § 1.491 in an International application; before the mailing date of a first Office Action on the merits; or before the mailing of a first Office Action after the filing of a request for continued examination under § 1.114.
	b.		after the events of above paragraph 1a and prior to the mailing date of a final Office Action or Notice of Allowance, and thus: the certification of paragraph 2 below is provided, or a fee of \$180.00 is enclosed.

	c.		after the mailing date of a final Office Action and prior to payment of the issue fee, and t paragraph 2 below is provided and a fee of \$180	hus: the certification of
2. It is hereby of			rtified:	•
		was c foreign	ach item of information contained in this Information ited in a communication from a foreign patern application not more than three months present, or	it office in a counterpart
		was c foreign after r	o item of information contained in the Informatited in a communication from a foreign patern application or, to the knowledge of the person making reasonable inquiry, was known to any it is more than three months prior to the filing of the	at office in a counterpart in signing the certification individual designated in §
3.	\boxtimes		deration of the following additional information (ndoned U.S. applications, prior uses and/or sales,	
			U.S. Patent Application Serial No. 10/008,643 U.S. Patent Application Serial No. 09/262,575 U.S. Patent Application Serial No. 10/010,572 U.S. Patent Application Serial No. 10,008,271 U.S. Patent Application Serial No. 10/008,255 U.S. Patent Application Serial No. 10/008,155 U.S. Patent Application Serial No. 10/008,270 U.S. Patent Application Serial No. 09/262,545	(5181-98000) (5181-11900) (5181-97900) (5181-96500) (5181-96400) (5181-96300) (5181-96200) (5181-11802)
4.	For ea	ich non-	-English language reference listed on the attac	ched Form PTO-1449:
		referer	nce is made to an English language translation sul	omitted herewith, and/or
			nce is made to a foreign patent office search age) submitted herewith, and/or	h report (in the English
			nce is made to an English language translation report submitted herewith, and/or	of a foreign patent office
			nce is made to the concise explanation contained t application at page(s), and/or	in the specification of the
		referer	nce is made to the concise explanation set forth be	elow:
5.		Applic	eant also offers the following comments for the Ex	xaminer's consideration:
6.	П	Also enclosed is a copy of a foreign search report citing these references.		

7.	The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.
8.	Applicant(s) requests that the Information Disclosure Statement and attached Form PTO-1449 and references, which are being filed before the grant of the patent and pursuant to 37 C.F.R. § 1.97(i), be placed in the file of the captioned application.

If any required fees are missing, the Commissioner is authorized to charge said fees to Conley, Rose & Tayon, P.C. Deposit Account No. 50-1505/5681-03600/LJM.

Respectfully submitted,

Lawrence J. Merkel Reg. No. 41,191

Agent for Applicant(s)

CONLEY, ROSE & TAYON, P.C. P. O. Box 398 Austin, Texas 78767 (512) 476-1400

Date:

Form PTO-1449 (modified and Publications

For Applicant's Information Disclosure Statement

(Use several sheets if necessary)

ATAY. DKT. NO. 5681-03600

APPLICANT: Frankel, et al.

FEB 2 6 2002

FILING DATE: November 9, 2001

SERIAL NO. 10/007,816


GROUP: 2151

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE II APPROPRIATE
	A1	5,812,824	9/22/98	Dearth, et al.			
-	A2	5,732,247	3/24/98	Dearth, et al.			
	A3	5,881,267	3/9/99	Dearth, et al.		-	
	A4	5,848,236	12/8/98	Dearth, et al.			
	A5	6,031,987	2/29/00	Damani, et al.			
	A6	5,910,903	6/8/99	Feinberg, et al.			
	A7	5,850,345	12/15/98	Son			
	A8	6,053,947	4/25/00	Parson			
	A9	5,870,585	2/9/99	Stapleton			
	A10	5,751,941	5/12/98	Hinds, et al.			
	A11	5,634,010	5/27/97	Ciscon, et al.			
	A12	6,117,181	9/12/00	Dearth, et al.			
	A13	5,519,848	5/21/96	Wloka, et al.	R	ECEIVE	U
	A14	5,442,772	8/15/95	Childs, et al.	M	AR 0 1 20	<u> </u>
	A15	5,339,435	8/19/94	Lukin, et al.		ology Cente	
	A16	4,456,994	6/26/84	Segarra	100111	5,097	
	A17	5,625,580	4/29/97	Read, et al.			
	A18	5,715,184	2/3/98	Tyler, et al.			
	A19	5,794,005	8/11/98	Steinman			
	A20	5,907,695	5/25/99	Dearth			
	A21	4,821,173	4/11/89	Young, et al.			
	A22	4,937,173	6/26/90	Kanda, et al.			
	A23	5,185,865	2/9/93	Pugh			
	A24	5,327,361	7/5/94	Long, et al.			
	A25	5,455,928	10/3/95	Herlitz			
	A26	6,345,242	2/5/02	Dearth, et al.			·

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.





List of Patents and Publication For Applicant's Information Disclosure Statement

(Use several sheets if necessary)

EY. DKT. NO. 5681-03600

APPLICANT: Frankel, et al.

FILING DATE: November 9, 2001

SERIAL NO. 10/007,816

GROUP: 2151

(Use	severa	d sheets if necessary) FILING DATE: November 9, 2001			
		OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)			
	A28	"Rule Base Driven Conversion of an Object Oriented Design Structure Into Standard Hardware Description Languages," Verschueren, A.C., IEEE Xplore, appears in Euromicro Conference, 1998, Proceedings. 24 th , vol. 1, August 25, 1998, pages 42-45.			
	A29 "Modeling Communication with Objective VHDL," Putzke, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 83-89.				
	A30	"A Procedural Language Interface for VHDL and its Typical Applications," Martinolle, et al., IEEE Xplore, appears in Verilog HDL Conference and VHDL International Use Forum, 1998, IVC/VIUF, Proceedings., 1998 International, March 16, 1998, pages 32-38.			
	A31	"The Verilog Procedural Interface for the Verilog Hardware Description Language," Dawson, et al., IEEE Xplore, appears in Verilog HDL Conference, 1996, Proceedings., 1996 International, February 26, 1996, pages 17-23.			
	A32	"An Integrated Environment for HDL Verification," York, et al., IEEE Xplore, appears in Verilog HDL Conference, 1995, Proceedings., 1995 International, March 27, 1995, pages 9-18.			
	A33	"The PowerPC 603 C++ Verilog Interface Model," Voith, R.P., IEEE Xplore, appears in Compcon Spring 94, Digest of Papters, Feb. 28, 1994, pages 337-340.			
	A34	"Networked Object Oriented Verification with C++ and Verilog, Dearth, et al., IEEE, XP-002144328, 1998, 4 pages.			
	A35	Patent Abstracts of Japan, publication no. 10326835, published December 8, 1998.			
	A36	Patent Abstracts of Japan, publication no. 10049560, published February 20, 1998.			
	A37	Patent Abstracts of Japan, publication no. 10340283, published December 22, 1998.			
	A38	Patent Abstracts of Japan, publication no. 07254008, published October 3, 1995.			
	A39	"Multiprocessing Verilog Simulator Exploits the Parallel Nature of HDLs." Lisa Maliniak, Electronic Design, Abstract, May 30, 1994, 1 page.			
	A40	"It's A Multithreaded World, Part I," Charles J. Northrup, BYTE, May 1992, 7 pages.			
	A41	"It's a Multithreaded World, Part 2," Charles J. Northrup, BYTE, June 1992, pp. 351-356. MAR 0 1 2002			
	A42	"Weaving a Thread," Shashi Prasad, BYTE, October 1995, pp. 173-174. Technology Center 210			
	A43	"Making Sense of Collaborative Computing," Mark Gibbs, Network World Collaboration, January 10, 1994, 4 pages.			
	A44	"Parallel Logic Simulation of VLSI Systems," Bailey, et al., ACM Computing Surveys, Vol. 26, No. 3, September 1994, pp. 255-294.			
	A45	"Multithreaded Languages for Scientific and Technical Computing," Cherri M. Pancake, Proceedings of the IEEE, Vol. 81, No. 2, February 1993, pp. 288-304.			
	A46	"Distributed Simulation Architecture, SW Environment, Enterprise Server Products," Purdue EE400 Presentation by Freyensee and Frankel, November 9, 2000, 13 pages.			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Page 3 of 3

Form PTO-1449 (modified) TRADE TY. DKT. NO. 5681-03600

List of Patents and Publications For Applicant's Information Disclosure Statement

APPLICANT: Frankel, et al.

SERIAL NO. 10/007,816

GROUP: 2151

	(Use severa	al sheets if necessary)	FILING DATE: November 9, 2001				
		OTHER ART (In	ncluding Author, Title, Date, Pertinent Page	s, Etc.)			
	A47	"BNF and EBNF: What Are 10.	They And How Do They Work?," Lars Marius C	Garshol, October 12, 1999, pp. 1-			
	A48 "VCK: Verilog-C Kernel," Testbench Automation, Distributed by Verilog Simulation, Hardware-Software Coverification, 2001 Avery Design Systems, Inc., 8 pages.						
	A49	"Principles of Verilog PLI,"	Swapnajit Mittra, Silicon Graphics Incorporated	, 1999, 10 pages.			
	A50	"IEEE Standard Hardware D IEEE, December 12, 1995, 8	Description Language Based on the Verilog® Har By pages.	dware Description Language,"			
	A51		eference Manual," Version 1.0, March 2001, pp. 11-50, 12-1 to 12-8, 13-1 to 13-14, 14-1 to 14-20				
	A52	"VLSI Designe of a Bust Ar 1994, pp. 398-402.	bitration Module for the 68000 Series of Microp	rocessors," Ososanya, et al., IEEE,			
	A53	"A VHDL Standard Package 7, Issue 3, June 1990, pp. 25	e for Logic Modeling," David R. Coelho, IEEE D	esign & Test of Computers, Vol.			
	A54						
				RECEIVED			
-				MAR 0 1 2002			
				Technology Center 2100			
			10.100				
				-			

EXAMINER:

DATE CONSIDERED:

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.